No job posts found...0 Livermore Design Engineer Jobs

Refine Results California Livermore Math-Engineering Design Engineer Filters Related Sub-Categories More Engineering Careers

No job posts found.....There are 0 job listings for Design Engineer results found for the city of Livermore in the state of California ....searching for more results...   We have expanded the results to find related jobs from other cities within this county Senior Roadway Design Engineer - Oakland, CA CH2M HILL | Oakland, California and Desired Qualifications Senior Roadway Design Engineer Careers - Oakland, CA The challenge? Helping our communities stay safely on the move. OurSenior Roadway Design Engineer jobsprovide you with the opportunity to work on exciting and engaging l May-16-2013   We have expanded the results to find related jobs from other cities within this state ASIC Customer Design Engineer Staff LSI Logic Corporation | San Jose, California The ASIC Customer Engineer is a challenging and cutting-edge position working with LSI internal methodology and foundation IP development teams to support large complex ASIC designs for external customer programs. As an integral member of the custom May-16-2013 System Design Engineer LSI Logic Corporation | San Jose, California Work on developing leading edge high-speed SerDes models including signaling, equalization, detection, timing recovery, and coding. Work with designers to add circuit extraction to behavioral models. Develop new modeling methodology to improve model May-16-2013 Staff ASIC design engineer LSI Logic Corporation | San Jose, California Candidate will be responsible for design and verification of functional blocks for Read Channel IC design team. Responsible for front end block architecture / RTL coding and back end design activities including STA and constraint generation. May-16-2013 Analog/Mixed-signal Design Engineer - Staff level LSI Logic Corporation | San Jose, California Responsibilities: Develop and design complex analog and mixed-signal circuitries for high-speed Serdes core and products. Simulate mixed signal circuits with EDA tools to confirm functionalities and performance of these circuits. Create design docum May-16-2013 Analog/Mixed-signal Design Engineer - Staff level LSI Logic Corporation | San Jose, California Responsibilities: Develop and design complex analog and mixed-signal circuitries for high-speed Serdes core and products. Simulate mixed signal circuits with EDA tools to confirm functionalities and performance of these circuits. Create design docum May-16-2013 Analog Design Engineer LSI Logic Corporation | San Jose, California Lead developments of analog and mixed-signal circuitries for high-speed Serdes core and products. Define specification and implementation of SerDes core based on the industry standard or requirements from customers. Simulate mixed signal circuits wi May-16-2013 Principal Package Design Engineer LSI Logic Corporation | San Jose, California As a member of package design group, support design of flip chip substrates, including single chip and MCM types of packages. Work closely with the LSI customers from design start to tooling completion steps to ensure system requirements are met. Wo May-16-2013 Methodology Design Engineer LSI Logic Corporation | San Jose, California Background The Design Closure Methodologies group is responsible for providing RTL to GDSII implementation closure solutions. The group works on state of the art design methodology challenges to enable complex high-performance, high-density, and low May-16-2013 Analog/Mixed-Signal Design Engineer LSI Logic Corporation | San Jose, California Responsibilities: Develop and design complex analog and mixed-signal circuitries for high-speed Serdes core and products. Simulate mixed signal circuits with EDA tools to confirm functionalities and performance of these circuits. Create design docum May-16-2013 Principal Design Engineer LSI Logic Corporation | Milpitas, California Hands on, in-depth logic design experience on multiple SoCs is required. Must be able to micro-architect highly scalable and reusable 2-10M gates design blocks. A few years on FPGA/Emulation/Verification are desirable. Direct experience on ICs used May-16-2013